

FIG. 1A




FIG. 1B




FIG. 2




FIG. 3




FIG.4A




FIG.4B





FIG.4C



202770" 5529400T

FIG. 5A




FIG. 5C






FIG. 5B



# FIG.6A



# FIG.6B






FIG.8A




FIG.8B

Top Input Terminal	Bottom Input Terminal	After Address Conversion
0	0	Neither (Conventional Method)
0	1	Selecting Bottom
1	0	Selecting Top
1	1	Input Inhibited

FIG.9






FIG. 10




FIG. 11

Command Sequence	Bus Write Cycles Req'd	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	1	XXXXH	F0H										
Read/Reset	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD				
		AAAH		555H		AAAH							
Autoselect	3	555H	AAH	2AAH	55H	555H	90H						
		AAAH		555H		AAAH							
Program	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD				
		AAAH		555H		AAAH							
Chip Erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
		AAAH		555H		AAAH		AAAH		555H		AAAH	
Sector Erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
		AAAH		555H		AAAH		AAAH		555H			
Sector Erase Suspend	1	XXXXH	B0H										
Sector Erase Resume	1	XXXXH	30H										
Set to Boot Sector	3	555H	AAH	2AAH	55H	555H	2FH						
		AAAH		555H		AAAH							



FIG.12

